

Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering

Jan Treibig, <u>Georg Hager</u>, Gerhard Wellein Erlangen Regional Computing Center (RRZE) University of Erlangen-Nuremberg Erlangen, Germany

PROPER Workshop at Euro-Par 2012 August 28, 2012

Rhodes Island, Greece





- ... are ubiquitous as a starting point for performance analysis (including automatic analysis)
- ... are supported by many tools
- ... are often reduced to cache misses (what could be worse than cache misses?)

Reality:

- Modern parallel computing is plagued by bottlenecks
- There are typical performance patterns that cover a large part of possible performance behaviors
 - HPM signatures
 - Scaling behavior
 - Other sources of information

"Performance pattern"



- LIKWID: Lightweight command line tools for Linux
- Help to face the challenges without getting in the way
- Focus on x86 architecture
- Philosophy:
 - Simple
 - Efficient
 - Portable
 - Extensible



Open source project (GPL v2): http://code.google.com/p/likwid/



Topology and Affinity:

- likwid-topology
- likwid-pin
- likwid-mpirun

Performance Profiling/Benchmarking:

- likwid-perfctr
- likwid-bench
- likwid-powermeter



How do we find out about the performance properties and requirements of a parallel code?


Profiling via advanced tools is often overkill

A coarse overview is often sufficient

- likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
- Simple end-to-end measurement of hardware performance metrics
- Operating modes:
 - Wrapper
 - Stethoscope
 - Timeline
 - Marker API
- Preconfigured and extensible metric groups, list with
 likwid-perfctr -a

```
BRANCH: Branch prediction miss rate/ratio
CACHE: Data cache miss rate/ratio
CLOCK: Clock of cores
DATA: Load to store ratio
FLOPS_DP: Double Precision MFlops/s
FLOPS_SP: Single Precision MFlops/s
FLOPS_X87: X87 MFlops/s
L2: L2 cache bandwidth in MBytes/s
L2CACHE: L2 cache miss rate/ratio
L3: L3 cache bandwidth in MBytes/s
L3CACHE: L3 cache miss rate/ratio
MEM: Main memory bandwidth in MBytes/s
TLB: TLB miss rate/ratio
```







- To measure only parts of an application a marker API is available.
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr application.
- Multiple named regions can be measured
- Results on multiple calls are accumulated
- Inclusive and overlapping Regions are allowed

```
likwid_markerInit(); // must be called from serial region
```

```
likwid_markerStartRegion("Compute");
. . .
likwid_markerStopRegion("Compute");
```

```
likwid_markerStartRegion("postprocess");
```

```
likwid_markerStopRegion("postprocess");
```

likwid_markerClose(); // must be called from serial region

likwid-perfctr Group files



SHORT PSTI EVENTSET FIXCO INSTR RETIRED ANY FIXC1 CPU CLK UNHALTED CORE FIXC2 CPU CLK UNHALTED_REF FP COMP OPS EXE SSE FP PACKED PMC0 PMC1 FP COMP OPS EXE SSE FP SCALAR FP COMP OPS EXE SSE SINGLE PRECISION PMC2 FP COMP OPS EXE SSE DOUBLE PRECISION PMC3 UNC QMC NORMAL READS ANY UPMC0 UNC QMC WRITES FULL ANY UPMC1 UPMC2 UNC QHL REQUESTS REMOTE READS UPMC3 UNC QHL REQUESTS LOCAL READS METRICS Runtime [s] FIXC1*inverseClock CPI FIXC1/FIXC0 Clock [MHz] 1.E-06*(FIXC1/FIXC2)/inverseClock DP MFlops/s (DP assumed) 1.0E-06*(PMC0*2.0+PMC1)/time Packed MUOPS/s 1.0E-06*PMC0/time Scalar MUOPS/s 1.0E-06*PMC1/time SP MUOPS/s 1.0E-06*PMC2/time DP MUOPS/s 1.0E-06*PMC3/time Memory bandwidth [MBytes/s] 1.0E-06*(UPMC0+UPMC1)*64/time; Remote Read BW [MBytes/s] 1.0E-06*(UPMC2)*64/time; LONG Formula: DP MFlops/s = (FP COMP OPS EXE SSE FP PACKED*2 + FP COMP OPS EXE SSE FP SCALAR) / runtime.

- Groups are architecture-specific
- They are defined in simple text files
- Code is generated on recompile



Pattern	Peformance behavior	Metric signature		
Load imbalance	Saturating/sub-linear speedup	Different amount of "work" on the cores (FLOPS_DP, FLOPS_SP, FLOPS_AVX); note that instruction count is not reliable!		
BW saturation in outer-level cache	Saturating speedup across cores of OL cache group	OLC bandwidth meets BW of suitable streaming benchmark (L3)		
Memory BW saturation	Saturating speedup across cores on a memory interface	Memory BW meets BW of suitable streaming benchmark (MEM)		
Strided or erratic data access	Simple BW performance model much too optimistic	Low BW utilization / Low cache hit ratio, frequent CL evicts or replacements (CACHE, DATA, MEM)		




Pattern	Peformance behavior	Metric signature
Bad instruction mix	Peformance insensitive to problem size vs. cache levels	Large ratio of instructions retired to FP instructions if the useful work is FP / Many cycles per instruction (CPI) if the problem is large-latency arithmetic / Scalar instructions dominating in data-parallel loops (FLOPS_DP, FLOPS_SP, CPI)
Limited instruction throughput	Large discrepancy from simple performance model based on LD/ST and arithmetic throughput	Low CPI near theoretical limit if instruction throughput is the problem / Static code analysis predicting large pressure on single execution port / High CPI due to bad pipelining (FLOPS_DP, FLOPS_SP, DATA)
Micro- architectural anomalies	Large discrepancy from performance model	Relevant events are very hardware-specific, e.g., stalls due to 4k memory aliasing, conflict misses, unaligned vs. aligned LD/ST, requeue events. Code review required, with architectural features in mind.



Pattern	Peformance behavior	Metric signature		
Synchronization overhead	Speedup going down as more cores are added / No speedup with small problem sizes / Cores busy but low FP performance	Large non-FP instruction count (growing with number of cores used) / Low CPI (FLOPS_DP, FLOPS_DP, CPI)		
False sharing of cache lines	Small speedup or slowdown when adding cores	Frequent (remote) CL evicts (CACHE)		
Bad ccNUMA page placement	Bad or no scaling across NUMA domains	Unbalanced bandwidth on memory interfaces / High remote traffic (MEM)		

- Instructions retired / CPI may not be a good indication of useful workload – at least for numerical / FP intensive codes....
- Floating Point Operations Executed is often a better indicator
- Waiting / "Spinning" in barrier generates a high instruction count



The problem of instructions retired (2)



+			+	+	+	+	+
Event	core 0	core 1	core 2	core 3	cor	re 4	core 5
INSTR_RETIRED_ANY CPU_CLK_UNHALTED_CORE CPU_CLK_UNHALTED_REF FP_COMP_OPS_EXE_SSE_FP_PACKED FP_COMP_OPS_EXE_SSE_FP_SCALAR FP_COMP_OPS_EXE_SSE_SINGLE_PRECISION FP_COMP_OPS_EXE_SSE_DOUBLE_PRECISION	1.83124e+10 2.24797e+10 2.04416e+10 3.45348e+09 2.93108e+07 19 3.48279e+09	1.74784e+10 2.23789e+10 2.03445e+10 3.43035e+09 3.06063e+07 0 3.46096e+09	1.68453e+10 2.23802e+10 2.03456e+10 3.37573e+09 2.9704e+07 0 3.40543e+09	1.66794e+ 2.23808e+ 2.03462e+ 3.39272e+ 2.96507e+ 0 3.42237e+	10 2.237 10 2.034 09 3.261 07 2.411	085e+10 299e+10 53e+10 32e+09 41e+07 0 43e+09	1.91736e+10 2.23805e+10 2.03459e+10 3.2377e+09 2.37397e+07 0 3.26144e+09
Higher CPI but better performance	+ Metric + Runtime [s] Clock [MHz CPI DP MFlops/s	<u>2932.7</u> 1.2275 5 850.72	8 8.39157 3 2933.5 7 1.28037 7 845.212	core 2 8.39206 2933.51 1.32857 831.703	core 3 8.3923 2933.51 1.34182 835.865	core 4 8.39193 2933.51 1.26666 802.952	2933.51 5 1.16726 2 797.113
!\$OMP PARALLEL DO	Packed MUOPS Scalar MUOPS SP MUOPS/S DP MUOPS/S	5/s 3.5949 s 2.33033e	4 3.75383 -06 0	414.03 3.64317 0 417.673	416.114 3.63663 0 419.751	399.997 2.95757 0 402.955	0
DO I = 1, N DO J = 1, N x(I) = x(I) + A(J,I) * y(J) ENDDO ENDDO !\$OMP END PARALLEL DO							



C++ codes which suffer from overhead (inlining problems, complex abstractions) need a lot more overall instructions related to the arithmetic instructions.


- Often (but not always) "good" (i.e., low) CPI → "Bad instruction mix" pattern
- Lower bandwidth
- Instruction throughput limited
- High-level optimizations complex or impossible → "Strided access" pattern

Example: Matrix-matrix multiply with expression template frameworks on a 2.93 GHz Westmere core

	Total retired instructions [10 ¹¹]	CPI	Memory Bandwidth [MB/s]	MFlops/s
Classic	12.5	0.44	5300	1250
Boost uBLAS	10.1	4.6	630	156
Eigen3	2.1	0.41	371	8555
Blaze/DGEMM	2.0	0.32	531	11260

Example 2: Image reconstruction by backprojection





- Simple roofline analysis
 - → Memory-bound algorithm → "Memory BW saturation" pattern
- Work reduction optimization

 → "Load imbalance" pattern identified by likwid-perfctr
 FLOPS_SP group → corrected by round-robin schedule



 Automatic analysis is useful for the beginner, but will never match an experienced analyst

- Performance patterns are more than simple numbers
 - Scaling behavior
 - Bottleneck saturation
 - HPM signatures
- The set presented here is just a suggestion; it will have to be tested against more codes
- Power/energy patterns are still missing, but will have to be included



Thank you.