

The background features several bright blue, glowing light trails that sweep across the frame from left to right, converging towards the right side. The trails vary in thickness and intensity, creating a sense of motion and energy. In the background, there is a faint, semi-transparent pattern of binary code (0s and 1s) that appears to be part of the light trails or a separate layer of digital data.

# INTEL<sup>®</sup> ADVISOR HANDS ON

Part of Intel<sup>®</sup> Parallel Studio XE

If you wish to try native viewer for Windows/Mac, get them there:

```
scp mn1.bsc.es:/home/nct00/nct00008/intel/install/advisor_2019_update2_setup.exe .
```

```
scp mn1.bsc.es:/home/nct00/nct00008/intel/install/advisor_2019_update2.dmg .
```

```
scp mn1.bsc.es:/home/nct00/nct00008/intel/install/advisor_license.lic .
```

After installation, put the license into directory:

```
<advisor_install_dir>/licenses
```

# See all commands below:

```
cat /home/nct00/nct00008/intel/examples/commands.txt
```

```
source /home/nct00/nct00008/intel/advisor/advixe-vars.sh
```

```
export ADVIXE_EXPERIMENTAL=int_roofline
```

# For your own codes you should run collections via sbatch

# see examples in /home/nct00/nct00008/intel/examples/\*.sbatch

# For hands on we will use interactive session

```
salloc -n 1 -N 1 --exclusive
```

```
advixe-cl -collect survey --project-dir ./nbody --  
/home/nct00/nct00008/intel/examples/nbody-demo-cpp/v0-nooptimizations/nbody.x
```

```
advixe-cl -collect tripcounts -flop -enable-cache-simulation -project-dir ./nbody --  
/home/nct00/nct00008/intel/examples/nbody-demo-cpp/v0-nooptimizations/nbody.x
```

```
# check the data
```

```
advixe-cl -report survey --project-dir ./nbody
```

```
# pack the data to view somewhere else
```

```
advixe-cl --snapshot --project-dir ./nbody --pack --cache-sources --cache-binaries --  
./nbody-snapshot
```

```
# get the roofline to view somewhere else
```

```
advixe-cl --report roofline --project-dir ./nbody --report-output ./nbody-roofline.html
```

```
# Let's see the data in GUI:
```

```
advixe-gui
```

# For map and dependencies collection you may specify exactly which loops to profile  
#(reduce overhead). Collect Memory Access Patterns data for the hotspot

```
advixe-cl -collect map --mark-up-list=GSimulation.cpp:268 -project-dir ./nbody --  
/home/nct00/nct00008/intel/examples/nbody-demo-cpp/v0-nooptimizations/nbody.x
```

# Collect Dependencies for the hotspot. This may take very long time.

# Interrupt with Ctrl-C after several minutes, it will preserve data already collected

```
advixe-cl -collect dependencies --mark-up-list=GSimulation.cpp:268 -project-dir ./nbody  
-- /home/nct00/nct00008/intel/examples/nbody-demo-cpp/v0-nooptimizations/nbody.x
```

# Running Python API script for collected data

```
python /home/nct00/nct00008/intel/examples/time_in.py  
/home/nct00/nct00008/intel/projects/mpi/rank.0/ mpi
```

# Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2016, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804