

Cache Performance Analysis with Callgrind and KCachegrind

21th VI-HPS Tuning Workshop April 2016, Garching

Josef Weidendorfer

Computer Architecture I-10, Department of Informatics Technische Universität München, Germany



Focus: Cache Simulation using a Simple Machine Model

Why simulation?

- reproducability
- no influence of tool on results
- allows to collect information not possible with real hardware
- no special permissions needed / can not crash machine

Focus only on cache / a simple model really enough?

- **no**: if real measurement shows cache issues, use simulation for details
- if bad cache exploitation dominates: you can ignore other bottlenecks
- benefits of simple machine models:
 - easy to understand, still captures most problems, faster simulation...

Outline


- Background
- Callgrind and {Q,K}Cachegrind
 - Measurement
 - Visualization

Hands-On

Example: Matrix Multiplication

Single Node Performance: Cache Exploitation is Important

"Memory Wall"



Worst-case (local) access latencies on modern x86 processors ~ 200 cycles
 → AVX2 can do 200 * 4 (vector) * 4 (2 FMA units) = 1600 DP-FLOPs

→

→

Single Node Performance: Cache Exploitation is Important

This will be true also in the future

- latency of main memory access does not improve
- bandwidth to main memory increases slower than compute power
 - multicore, accelerators
- power consumption [Keynote Dongarra, PPAM 2011]
 - DP FMADD:

DP Read DRAM:

- 100 pJ (2011)
- 4800 pJ (2011)

- 10 pJ (expected 2018)
- 1920 pJ (expected 2018)


WEIDENDORFER: CALLGRIND / KCACHEGRIND

Caches do their Job transparently...

Caches work because programs expose access locality

temporal (hold recently used data) / spatial (work on blocks of memory)

The "Principle of Locality" is not enough... → "Cache optimization"



How to do Cache Optimization on Parallel Code

- Analyze sequential code phases
 - optimization of sequential phases should always improve runtime
 - no need to strip down to sequential program
- Influences of threads/tasks on cache exploitation
 - on multi-core: all cores share bandwidth to main memory
 - use of shared caches:

cores compete for space vs. cores prefetch for each other

- slowdown because of "false sharing"
 - not easy to measure with hardware performance counters
 - research topic (parallel simulation with acceptable slowdown)

Go Sequential (just for a few minutes)...

- sequential performance bottlenecks
 - logical errors (unneeded/redundant function calls)
 - bad algorithm (high complexity or huge "constant factor")
 - bad exploitation of available resources (caches, vector units, pipelining,...)
- how to improve sequential performance
 - use tuned libraries where available
 - check for above obstacles → by use of analysis tools

Sequential Performance Analysis Tools

count occurrences of events

- resource exploitation is related to events
- SW-related: function call, OS scheduling, ...
- HW-related: FLOP executed, memory access, cache miss, time spent for an activity (like running an instruction)

relate events to source code

- find code regions where most time is spent
- check for improvement after changes
- "Profile data": histogram of events happening at given code positions
- inclusive vs. exclusive cost

How to measure Events

- target real hardware
 - needs sensors for interesting events
 - for low overhead: hardware support for event counting
 - may be difficult to understand because of unknown micro-architecture, overlapping and asynchronous execution
- target machine model
 - events generated by a simulation of a (simplified) hardware model
 - no measurement overhead: allows for sophisticated online processing
 - simple models make it easier to understand the problem and to think about solution
- both methods (real vs. model) have advantages & disadvantages, but reality matters in the end

Back to the Memory Wall: Improvements

Access latency

- exploit fast caches: improve locality of data
- allow hardware to prefetch data (use access patterns which are easy to predict)
- memory controller on chip (standard today)

Low bandwidth


- share data in caches among cores
- keep working set in cache (temporal locality)
- use good data layout (spatial locality)
- if memory accesses are unavoidable: duplicate data in NUMA nodes


Cache Optimization (1): Reduce Number of Accesses

- use large data types (may be done by compiler)
 - vectors instead of bytes
- I cache line = 1 access: use full cache lines
 - alignment: crossing cache line gives two accesses
- (redundant) calculation instead of memory access
- avoid unneeded writes
 - check if a variable already has given value before writing
 - writes result in higher bandwidth needs

Cache Optimization (2): Reorder Accesses

- if possible, do sequential accesses at inner level
 - exploit full cache line
 - trigger hardware prefetcher (small sequential accesses: reduce accuracy of prefetcher)
- blocking: reuse data as much as possible
 - instead of multiple large sweeps over large buffer, split up into multiple small sweeps over buffer parts
 - useful in 1d, 2d, 3d, ...





- recursive (multi-level) blocking: "cache-oblivious": best use of multiple cache levels at once!
- multi-core: consecutive iterations on cores with shared cache

Cache Optimization (3): Improve Data Layout

- group data with same access frequency and access type (read vs. write)
 - use every byte of a fetched cache line (unused data is wasted space + bandwidth)
 - AoS-to-SoA
- reorder data in memory according to traversal order in program
- avoid power-of-2 strides: may produce conflict misses
 - by padding



Callgrind

Cache Simulation with Call-Graph Capturing



Callgrind: Basic Features

Based on Valgrind

- runtime instrumentation infrastructure (no recompilation needed)
- dynamic binary translation of user-level processes
- Linux/AIX/OS X on x86, x86-64, PPC32/64, ARM, MIPS
- Open source (GPL), www.valgrind.org
- includes correctness checking & profiling tools
 - "memcheck": accessibility/validity of memory accesses
 - "helgrind" / "drd": race detection on multithreaded code
 - "cachegrind"/"callgrind": cache & branch prediction simulation
 - "massif": memory profiling

VIRTUAL INSTITUTE - HIGH PRODUCTIVITY SUPERCOMPUTING

Callgrind: Basic Features

Part of Valgrind (since 3.1)

- Open Source, GPL
- extension of cachegrind
 - dynamic call graph
 - simulator extensions
 - more control
- measurement
 - profiling via machine simulation (simple cache model)
 - instruments memory accesses to feed cache simulator
 - hook into call/return instructions, thread switches, signal handlers
 - instruments (conditional) jumps for CFG inside of functions
- presentation of results: callgrind_annotate / {Q,K}Cachegrind



Pro & Contra (i.e. Simulation vs. Real Measurement)

Usage of Valgrind

- driven only by user-level instructions of one process
- slowdown (call-graph tracing: 15-20x, + cache simulation: 40-60x)
 - "fast-forward mode": 2-3x
- serializes threads
- detailed observation
- does not need root access / can not crash machine

Cache model

- "not reality": synchronous 2-level inclusive cache hierarchy (size/associativity taken from real machine, always including LLC)
- reproducible results independent on real machine load
- derived optimizations applicable for most architectures

Callgrinds Cache Model vs. SuperMUC / UV2

- parameters: size, line size, associativity
- L1 / LLC, inclusive, LRU, shared among threads
- write back vs. write through does not matter for hit/miss counts
- optional stream prefetcher

SuperMUC node: 2x Intel E5-2680 (SandyBridge, 8 core, 20 MB L3) SuperMUC-2 node: 2x Intel E5-2697v3 (Haswell, 14 core, 2x18 MB L3) UV2: 96x Intel Westmere-EX (10 core, 30 MB L3)

- private L1 (D/I a 32kB) + L2 (256 kB) per core
- L1/L2 strictly inclusive to L3, L3 shared (Haswell: half of cores see shared half of L3)

Callgrind only simulates L1 and L3 (= LLC) \rightarrow LLC hit count higher

Callgrind: Advanced Features

- interactive control (backtrace, dump command, ...)
- "fast forward"-mode to quickly get at interesting code phases
- application control via "client requests" (start/stop, dump)

Optional

- best-case simulation of simple stream prefetcher
- byte-wise usage of cache lines before eviction
- branch prediction
- dynamic context in function names (call chain/recursion depth)
- wallclock time spent in system calls (useful for MPI)

VI-HPS

Callgrind: Usage

- valgrind -tool=callgrind [callgrind options] yourprogram args
- cache simulator: --cache-sim=yes
- branch prediction simulation: --branch-sim=yes
- enable for machine code annotation: --dump-instr=yes
- start in "fast-forward": --instr-atstart=yes
 - switch on event collection: callgrind_control -i on
- spontaneous dump: callgrind_control -d [dump identification]
- current backtrace of threads (interactive): callgrind_control -b
- separate output per thread: --separate-threads=yes
- jump-profiling in functions (CFG): --collect-jumps=yes
- time in system calls: --collect-systime=yes
- byte-wise usage within cache lines: --cacheuse=yes



VIRTUAL INSTITUTE – HIGH PRODUCTIVITY SUPERCOMPUTING

{Q,K}Cachegrind

Graphical Browser for Profile Visualization



Features

Open source, GPL, kcachegrind.github.io (includes pure Qt version, able to run on Linux / OS-X / Windows)

Visualization of

- call relationship of functions (callers, callees, call graph)
- exclusive/Inclusive cost metrics of functions
 - grouping according to ELF object / source file / C++ class
- source/assembly annotation: costs + CFG
- arbitrary events counts + specification of derived events


Callgrind support: file format, events of cache model

Usage

qcachegrind callgrind.out.<pid>

- Ieft: "Dockables"
 - list of function groups groups according to
 - library (ELF object)
 - source
 - class (C++)
 - list of functions with
 - inclusive
 - exclusive costs






VIRTUAL INSTITUTE - HIGH PRODUCTIVITY SUPERCOMPUTING

Visualization panes for selected function

- List of event types
- List of callers/callees

nain										
<u>T</u> ypes	<u>C</u> allers	<u>A</u> ll Caller	s S <u>o</u>	urce	Cal	lee <u>M</u> ap				
Event T	rpe	Incl.	Self	Short		Formula				
Instructi	on Fetch	75.03	0.02	1	Ir					
Data Rea	ad Access	72.31	0.02	C)r					
Data Wr	te Access	73.02	0.07	D١	N					
L1 Instr.	Fetch Miss	58.47	2.43	I1m	۱r					
	Read Miss		0.22							
	Write Miss			D1m						
	Fetch Miss									
	Read Miss		0.00							
	Write Miss			D2m						
L1 Miss S		52.65				I1mr + D1				
L2 Miss !		44.93				I2mr + D2				
Cycle Es	imation	67.05	0.30	CES	st =	Ir + 10 L1	lm +	100 L2n	n	
Ir	Count									
90.6	3 1	Isetlocale			etloc	ale.c)				
90.6 3.0	3 1 3 1	lsetlocale print_dir ((ls: ls.c)		etloc	ale.c)				A
90.6 3.0 1.9	3 1 3 1 5 1	lsetlocale lprint_dir (lexit (libc-2	(ls: ls.c) 2.5.so:	exit.c)						
90.6 3.0 1.9 1.7	3 1 3 1 5 1 8 8	lsetlocale lprint_dir (lexit (libc-: l_dl_runtir	(ls: ls.c) 2.5.so: me_reso	exit.c) plve (Id	-2.5	.so)				
90.6 3.0 1.9 1.7 0.5	3 1 3 1 5 1 8 8 1 2	lsetlocale lprint_dir (lexit (libc-2 l_dl_runtir lclone_quo	(ls: ls.c) 2.5.so: ne_reso pting_o	exit.c) blve (Id ptions	-2.5 (ls: (.so) quotearg.i	c)			
90.6 3.0 1.9 1.7 0.5 0.4	3 1 3 1 5 1 3 8 1 2 7 5	lsetlocale lprint_dir (lexit (libc-: l_dl_runtir lclone_que lgetenv (li	(ls: ls.c) 2.5.so: ne_reso pting_o bc-2.5.s	exit.c) blve (ld ptions so: gete	-2.5 (ls: (.so) quotearg.i	c)			
90.6 3.0 1.9 1.7 0.5 0.4 0.4	3 1 3 1 5 1 3 8 1 2 7 5 5 1	Isetlocale Iprint_dir (Iexit (libc-1 I_dI_runtir Iclone_qua Igetenv (lii Iqueue_di	(ls: ls.c) 2.5.so: me_reso oting_o bc-2.5.s rectory	exit.c) blve (Id ptions c: get (Is: Is.c	-2.5 (ls: (env. :)	.so) quotearg.(c)	c)			
90.63 3.03 1.93 1.73 0.5 0.4 0.44 0.44	3 1 3 1 5 1 3 8 1 2 7 5 5 1 3 1	Isetlocale Iprint_dir (Iexit (libc-: I_dI_runtir Iclone_qua Igetenv (li Iqueue_di Ihuman_o	(Is: Is.c) 2.5.so: ne_rest oting_o bc-2.5.s rectory ptions (exit.c) blve (Id ptions c: get (Is: Is.c	-2.5 (ls: (env. :)	.so) quotearg.(c)	c)			
90.6 3.0 1.9 1.7 0.5 0.4 0.4	3 1 3 1 5 1 3 8 1 2 7 5 5 1 3 1 5 1 3 1	Isetlocale Iprint_dir (Iexit (libc-: I_dI_runtir Iclone_quo Igetenv (li Iqueue_di Ihuman_o Iatexit (Is)	(Is: Is.c) 2.5.so: me_reso oting_o bc-2.5.s rectory ptions (exit.c) blve (Id ptions I co: get (Is: Is.c Is: hum	-2.5 (Is: (env. :) nan.(.so) quotearg.(c)	c)			
90.63 3.02 1.92 1.73 0.5 0.44 0.44 0.22 0.22	3 1 3 1 5 1 3 8 1 2 7 5 5 1 3 1 5 1 3 1 5 1 3 1 5 1 3 1	Isetlocale Iprint_dir (Iexit (libc-: I_dI_runtir Iclone_quo Igetenv (li Iqueue_di Iqueue_di Ihuman_o Iatexit (Is)	(Is: Is.c) 2.5.so: me_reso oting_o bc-2.5.s rectory ptions (ding_er	exit.c) olve (Id ptions) so: get (Is: Is.c Is: hum t (Is: Is	-2.5 (ls: (env. :) nan.(;.c)	.so) quotearg.i c) c)	c)			
90.63 3.02 1.92 1.73 0.5 0.44 0.23 0.24 0.22 0.22 0.22	3 1 3 1 5 1 3 8 1 2 5 1 3 1 5 1 3 1 3 1 3 1 1 1	Isetlocale Iprint_dir (Iexit (libc-: I_dI_runtir Iclone_quo Igetenv (li Iqueue_di Ihuman_o Iatexit (Is)	(ls: ls.c) 2.5.so: me_reso oting_o bc-2.5.s rectory ptions (ding_er	exit.c) blve (Id ptions I co: get (Is: Is.c Is: hum t (Is: Is -2.5.so	-2.5 (Is: (env. :) nan.(i.c)	.so) quotearg. c) c) topt1.c)				
90.63 3.03 1.93 1.73 0.5 0.4 0.23 0.23 0.23 0.23 0.23	3 1 3 1 5 1 5 1 7 5 5 1 3 1 1 1 1 1 5 1	Isetlocale Iprint_dir (Iexit (libc- I_dl_runtir Iclone_quo Igetenv (li Iqueue_di Ihuman_o Iatexit (Is) Ifree_peno Igetopt_lo	(ls: ls.c) 2.5.so: bting_o bting_o bc-2.5.s rectory ptions (ding_er ng (libc omain (exit.c) olve (Id ptions I so: geti (Is: Is.c Is: hum t (Is: Is -2.5.so libc-2.5	-2.5 (ls: c env. :) nan.c : ge 5.so:	.so) quotearg.r c) c) topt1.c) bindtexto	dom.e			
90.6 3.0 1.9 1.7 0.5 0.4 0.2 0.2 0.2 0.2 0.2 0.2 0.1	3 1 3 1 5 1 8 8 1 2 7 5 5 1 3 1 13 1 14 1 15 1 15 1	Isetlocale Iprint_dir (Iexit (libc-3 I_dl_runtir Iclone_que Igetenv (li Iqueue_di Ihuman_o Iatexit (Is) Ifree_peno Igetopt_lo Ibindtextd	(Is: Is.c) 2.5.so: ne_rest obing_o bc-2.5.s rectory ptions (ding_en ng (libc omain (in (libc-	exit.c) olve (Id ptions I so: gete (Is: Is.c Is: hurr it (Is: Is -2.5.so libc-2.5 2.5.so:	-2.5 (ls: c env. :) nan.c : ge 5.so:	.so) quotearg.r c) c) topt1.c) bindtexto	dom.e	:)		
90.6 3.0 1.9 1.7 0.5 0.4 0.4 0.2 0.2 0.2 0.2 0.2 0.1 0.0 0.0	3 1 3 1 5 1 3 8 1 2 5 1 3 1 5 1 3 1 1 1 5 1 5 1 1 1 5 1 1 1 1 1 1 1	setlocale lprint_dir (lexit (libc-: l_dl_runtir ldone_quo lgetenv (li lqueue_di lhuman_o latexit (ls) lgfree_peno lgetopt_lo lbindtextd ltextdoma	(Is: Is.c) 2.5.so: ne_resc oting_o bc-2.5.s rectory ptions (ding_er ng (libc omain (in (libc- (Is: xma	exit.c) olve (Id ptions) co: geto (Is: Is.c Is: hum t (Is: Is -2.5.so libc-2.5 2.5.so: illoc.c)	-2.5 (ls: (env. :) nan.(:.c) :: ge 5.so: text	.so) quotearg.r c) c) topt1.c) bindtexto	dom.e			
90.61 3.02 1.92 1.77 0.55 0.44 0.44 0.22 0.22 0.22 0.22 0.11 0.00 0.00 0.00	3 1 3 1 5 1 3 8 1 2 5 1 3 1 5 1 3 1 1 1 5 1 1 1 5 1 1 1 1 1	Isetlocale Iprint_dir (Iexit (libc- I_dl_runtir Iclone_qua Igetenv (li Iqueue_di Ihuma_o I atexit (Is) Ifree_pend Ibindtextd Itextdoma Ixnmalloc I	(Is: Is.c) 2.5.so: me_rest obting_o bc-2.5.s rectory ptions (ding_er omain (in (libc- (Is: xma c-2.5.so	exit.c) blve (Id ptions i co: get (Is: Is.c Is: hum t (Is: Is -2.5.so libc-2.5 2.5.so: illoc.c) : isatty	-2.5 (ls: (env. :) nan.(;.c) :: ge 5.so: text	.so) quotearg.c c) topt1.c) bindtextc tdomain.c;	dom.e	:)		
90.63 3.00 1.99 1.74 0.5 0.44 0.29 0.29 0.29 0.21 0.01 0.00 0.09 0.00 0.00	8 1 3 1 5 1 3 8 1 2 7 5 5 1 3 1 5 1 1 1 1 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Isetlocale Iprint_dir (lexit (libc-2 Icdne_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone_qua Icdone Ic	(Is: Is.c) 2.5.so: me_reso btrag_o bc-2.5.s rectory ptions (ding_en omain (in (libc- omain (in (libc- (Is: xma c-2.5.so _quoting s (Is: Is.	exit.c) blve (Id ptions I so: geti (Is: Is.c Is: hum t (Is: Is -2.5.so libc-2.5 2.5.so: illoc.c) s: isatty g (Is: qi c)	-2.5 (ls: (env. :) nan.(:: ge 5.so: text (.c) uote	.so) quotearg.c c) topt1.c) bindtextc tdomain.c; arg.c)	dom.e	:)		
90.63 3.00 1.99 1.74 0.5 0.44 0.22 0.22 0.22 0.22 0.11 0.00 0.00 0.00	8 1 3 1 5 1 3 8 1 2 7 5 5 1 3 1 5 1 1 1 1 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Isetlocale Iprint_dir (lexit (libc-2 ldone_qui Idone_qui Idone_qui Iqueue_di Iqueue_di Iqueue_di Ihuma_ol Iatexit (Is) Ifree_peno Ibindtextd Itextdoma Ixnmalloc I Isiatty (lib) Iset_char_	(Is: Is.c) 2.5.so: me_reso btrag_o bc-2.5.s rectory ptions (ding_en omain (in (libc- omain (in (libc- (Is: xma c-2.5.so _quoting s (Is: Is.	exit.c) blve (Id ptions I so: geti (Is: Is.c Is: hum t (Is: Is -2.5.so libc-2.5 2.5.so: illoc.c) s: isatty g (Is: qi c)	-2.5 (ls: (env. :) nan.(:: ge 5.so: text (.c) uote	.so) quotearg.c c) topt1.c) bindtextc tdomain.c; arg.c)	dom.e	:)		

- Treemap visualization
- Call Graph



- Source annotation
- Assemly annotation

<u>T</u> ypes	<u>C</u> allers	<u>A</u> ll Caller	rs S <u>o</u> urce	Callee <u>M</u> ap		
# Ir		Sourc	e ('/usr/src/d	ebug/coreutils-	5.4/src/ls.c')	
1119		#if I G	A_NOCLDSTC)P		
1121			caught sig[n			
1122		#endi		(31g)3)		
1123						
1124		initia	lize_main (&a	arac, &arav);		
1125	2		ram_name =			
1126	8	setlo	cale (LC_ALL	, '''');		
-	814 979	🔳 1 c	all to 'setloca	le' (libc-2.5.so:	setlocale.c)	
	2 155	📕 1 c	all to '_dl_rur	ntime_resolve' (ld-2.5.so)	
1127	8			PACKAGE, LOCA		
	2 263	📕 1 c	all to '_dl_rur	ntime_resolve' (ld-2.5.so)	
	565	📕 1 c	all to 'bindte>	tdomain' (libc-2	.5.so: bindtextdom.c)	
1128	7		domain (PACK			
	1 935			ntime_resolve' (
	456	📕 1 c	all to 'textdor	main' (libc-2.5.s	o: textdomain.c)	
1129						
1130		initia	lize exit taili	INF (LS FATLURE		
#	Ir			Assembl	er	
001010	,	1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0010000	er 	,
804 DF8		1		ub \$0x1,%e	er 	
001010		1 1 1	su je	ub \$0x1,%e 804e5d8	er etal_set_rd@pterox.rs.rs ax <ad_set_fd@plt+0x4968< td=""><td></td></ad_set_fd@plt+0x4968<>	
804 DF8	1			ub \$0x1,%e 804e5d8 Jump 1 c	er 	
804 DF8 804 DF9	7		je	ub \$0x1,%e 804e5d8 Jump 1 c	er ax ax cd_set_fd@plt+0x4968 f 1 times to 0x804E5D8 <abort@plt></abort@plt>	
804 DF8 804 DF9 804 DF9 804 DF9 804 DF9	7 C		je	ub \$0x1,%e 804e5d8 Jump 1 c all 8049650	er ax ax cd_set_fd@plt+0x4968 f 1 times to 0x804E5D8 <abort@plt></abort@plt>	
804 DF9 804 DF9 804 DF9	7		ca m	ub \$0x1,%e 804e5d8 Jump 1 c all 8049650	erectory of the second	
804 DF9 804 DF9 804 DF9 804 DF9 804 DF9 804 DF4 804 DF4	7 7 5		ca m	ub \$0x1,%e 804e5d8 Jump 1 c all 8049650 ovl \$0x2,0x8	erectory of the second	
804 DF88 804 DF93 804 DF93 804 DF93 804 DF94 804 DF44 804 DF44 804 DF44	7 7 6 3 5		ca m	ub \$0x1,%e 804e5d8 Jump 1 c all 8049650 ovl \$0x2,0x8	<pre>ca ax <caset_fd@plt+0x4968 f ltimes to 0x804E5D8 <abort@plt> 05e328 (%esp)</abort@plt></caset_fd@plt+0x4968 </pre>	
804 DF88 804 DF93 804 DF93 804 DF93 804 DF43 804 DF44 804 DF44 804 DF44 804 DF44	7 C C D		ca m	Jub \$0x1,%e s 804e5d8 Jump 1 c all 8049650 lovi \$0x2,0x8 lovi \$0x4,0x4 lovi \$0x4,0x4 lovi \$0x0,0%e	<pre>ca ax <caset_fd@plt+0x4968 f ltimes to 0x804E5D8 <abort@plt> 05e328 (%esp)</abort@plt></caset_fd@plt+0x4968 </pre>	
804 DF88 804 DF93 804 DF93 804 DF93 804 DF94 804 DF94 804 DF94 804 DF94 804 DF94 804 DF94 804 DF95 804 DF95 804 DF95	7 C C C C C C C C C C C C C C C C C C C		je ca m m ca	Jub \$0x1,%e s 804e5d8 Jump 1 c all 8049650 lovi \$0x2,0x8 lovi \$0x4,0x4 lovi \$0x4,0x4 lovi \$0x0,0%e	<pre>er</pre>	
804 DF88 804 DF91 804 DF91 804 DF91 804 DF94 804 DF94 804 DF94 804 DF94 804 DF94 804 DF94 804 DF94 804 DF95 804 DF95 804 DF95	5 5 1	1	je ca m m ca	001000 ub \$0x1,%e 804e5d8 Jump 1 c all 8049650 ovl \$0x2,0x8 ovl \$0x2,0x8 ovl \$0x4,0x4 all 8054630 sovl \$0x0,0x8	er az et <alpha (140x4968<br="">(34) (140x4968 (34) (140x4968 (36) (3</alpha>	
804 DF91 804 DF91 804 DF91 804 DF92 804 DF94 804 DFA4 804 DFA4 804 DFA4 804 DFA4 804 DFA5 804 DFA5 804 DF55 804 DF55 804 DF55	7 C 3 5 5 5 5 4	1	je ca m m ca	0010000 ub \$0x1,%e \$049650 Jump 1 c all \$049650 ovl \$0x2,0x8 ovl \$0x4,0x4 sovl \$0x4,0x4 sovl \$0x0,0%e all \$054630	er az et <alpha (140x4968<br="">(34) (140x4968 (34) (140x4968 (36) (3</alpha>	
804 DF9: 804 DF9: 804 DF9: 804 DF9: 804 DF9: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFB: 804 DFB: 804 DFC: 804	7 5 5 5 5 4 1 4 8	1	je cc m m cz m m cz m m	Jones 200 Jb \$0x1,%e 804e5d8 Jump 1c all \$049650 ovt \$0x2,0x8 ovt \$0x4,0x4 solv \$0x0,0x8 ovt \$0x0,0x6 solv \$0x0,0x8 ovt \$0x0,0x8 solv \$0x0,0x8	<pre>set</pre>	
804 DF88 804 DF99 804 DF99 804 DF99 804 DF99 804 DF99 804 DF99 804 DF40 804 DFA0 804 DFA0 804 DFA0 804 DF60 804 DFC0 804 DFC1 804 DFC1		1	je cz m m cz m m cz m m m	0010000 Jub \$0x1,%e \$0x1,%e \$0x4,%e 3ump 1 c 3ump 1 c all \$049650 sovi \$0x2,0x8 sovi \$0x2,0x8 sovi \$0x2,0x8 sovi \$0x0,0x8 sovi \$0x0,0x8 sovi \$0x0,0x8 sovi \$0x0,0x8 sovi \$0x0,0x8 sovi \$0x0,0x8 sovi \$0x0,0x8	r r cal r cal <t< td=""><td></td></t<>	
804 DF9: 804 DF9: 804 DF9: 804 DF9: 804 DF9: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFA: 804 DFB: 804 DFB: 804 DFC: 804	, = 1 7 5 5 5 5 5 5 5 5 5 5 5 5 5	1	je ca m m ca m ca m m m m m	Jones 200 Jb \$0x1,%e 804e5d8 Jump 1c all \$049650 ovt \$0x2,0x8 ovt \$0x4,0x4 solv \$0x0,0x8 ovt \$0x0,0x6 solv \$0x0,0x8 ovt \$0x0,0x8 solv \$0x0,0x8	<pre>er</pre>	



Hands-on




Getting started

Try it out

- on ice1-login/interactive job on uv2 ...
- module load valgrind/3.10
- cp -r /lrz/sys/courses/VIHPS21TW/kcg ~
- GUI (ssh -X ice1-login): ~/kcg/qcachegrind
- Test: What happens in "/bin/ls"?
 - run valgrind --tool=callgrind ls /usr/bin
 - run ~/kcg/qcachegrind
 - function with highest instruction execution count? Purpose?
 - where is the main function?
 - run with cache simulation: --cache-sim=yes

Detailed analysis of matrix multiplication

- Kernel for C = A * B
 - Side length N → N3 multiplications + N3 additions



- 3 nested loops (i,j,k): Best index order?
- Optimization for large matrixes: Blocking

Detailed analysis of matrix multiplication

• To try out...

- cd ~/kcg; make
- timing of orderings (e.g. size 512): ./mm 512
- cache behavior for small matrix (fits into cache): valgrind --tool=callgrind --cache-sim=yes ./mm 300
- How good is L1/L2 exploitation of the MM versions?
- Large matrix (800, pregenerated callgrind.out).
 How does blocking help?

How to run with MPI

- export OMP_NUM_THREADS=4
- module load valgrind/3.10
- reduce iterations in BT_MZ
 - sys/setparams.c, write_bt_info, set niter = 5
- Ioad all profile dumps at once:
 - run in new directory, "qcachegrind callgrind.out"

VIRTUAL INSTITUTE - HIGH PRODUCTIVITY SUPERCOMPUTING

QaA

Josef Weidendorfer TUM, Informatics I-10 weidendo@in.tum.de