



Introduction to Simple Performance Modeling

Tim Cramer RWTH Aachen University cramer@rz.rwth-aachen.de February 10th 2014









Case Study: CG Solver

Sparse Linear Algebra

- Sparse Linear Equation Systems occur in many scientific disciplines
- Sparse matrix-vector multiplications (SpMxV) are the dominant part in many iterative solvers (like the CG) for such systems
- → #non-zero elements << n*n</p>

n: matrix dimension nnz: #non-zeros



Beijing Botanical Garden

Top right:Orginal buildingBottom right:ModelBottom left:Matrix

(Source: Beijing Botanical Garden and University of Florida, Sparse Matrix Collection)









Compressed Row Storage (CRS) format

- \rightarrow only non-zero values are stored (nnz)
- \rightarrow Given $A\epsilon \mathbb{R}^{4x4}$

$$\Rightarrow A = \begin{pmatrix} 1, 1 & 0 & 0 & 0 \\ 2, 1 & 2, 2 & 0 & 0 \\ 0 & 3, 2 & 3, 3 & 0 \\ 4, 1 & 0 & 4, 3 & 4, 4 \end{pmatrix}$$

CG iterative solver

- → matvec: $\vec{y} = A \cdot \vec{x}$ (SpMV)
- \rightarrow xpay: $\vec{y} = \vec{x} + \alpha \cdot \vec{y}$
- \rightarrow axpy: $\vec{y} = \alpha \cdot \vec{x} + \vec{y}$
- \rightarrow vectorDot: $c = \vec{a} \cdot \vec{b}$

0 1 3 5 8 A.ptr (int) 0 0 1 1 2 0 2 3 0 0 1 1 2 0 2 3 A.index (int) 1,1 2,1 2,2 3,2 3,3 4,1 4,3 4,4 A.value (double)

• Where to start parallelizing? Where is a performance problem?

→ Hotspot analyses & more

Hotspot



Determine the Hotspot

- → Use profiling tools (e.g., VI-HPS tools)
- Manual measurements of code fragments

Testcase

- → Fluorem/HV15R
- → N=2,017,169, nnz=283,073,458
- → 3.2 GB Memory footprint
- \rightarrow I = 1000 Iterations

Runtime Shares of the Linear Algebra Kernels

→ Used System: Two Intel SandyBridge SNB processors @ 2.6 GHz

System	#Threads	Serial Time [s]	Parallel Time [s]	daxpy / dxpay	dot product	SpMV
2 x SNB	16	340.62	112.12	2.3 %	1.0 %	96.7 %

- → SpMV is the most dominant operation
- → Delivers the hotspot a reasonable performance?

 \rightarrow Considering only the time of 108.5 s (= 0.967 * 112.12s) is not meaningful

→Better metric: GFLOPS, here 5.22 GFLOPS for SpMV

(= 2 * I * nnz * 10^-9 / 108.5 s)



Peak performance of two Intel SandyBridge SNB processors (2.6 GHz) is 333 GFLOPS (2.6 GHz * 8 OPs/cycle * 16 cores)





Memory bandwidth measured with the STREAM benchmark is about 75 GB/s (Triade: $\vec{a} = \vec{b} + \alpha * \vec{c}$)





The "Roofline" is the peak perfomance depending on the algorithms's "operational intensity".





To reach the peak performance an even mix of multiply and add operations is need ("fused multiply add")



VI-HPS

Basic Arithmetic on Intel SNB



Fused Multiply Add on Intel SNB





Without AVX / SIMD vectorization only 1/8 of the peak performance is achievable



ccNUMA



Non Uniform Memory Access

- Most machines are multiple socket machines
- → Latency and memory bandwidth depend on which core accesses the memory
- → Linux uses a first touch policy for the memory placement



VI-HPS

Memory controller can only be saturated if the memory placement is correct (ccNUMA, first touch)



Sparse Matrix Vector Multiplication (SpMV)





Roofline Model

→ Using memory bandwidth BW and theoretical peak performance P

Model for SMXV $\vec{y} = A * \vec{x}$

 \rightarrow Assumptions

- $\rightarrow \vec{x}, \vec{y}$ can be kept in the cache (~ 15 MB)
- →A too big for caches (~ 3200 MB)
- $\rightarrow n \ll nnz$
- →Compressed Row Storage (CRS) Format: One value (double) and one index (int) element have to be loaded (dimension nnz) → 12 Bytes
- → Operational intensity 0 = $\frac{2 FLOPS}{12 Byte} = \frac{1}{6} \frac{FLOPS}{Byte}$ (→ memory-bound)

> Performance Limit: $L = \min\{P, O * BW\}$

Roofline Model for SNB



Roofline Model 2 x SNB (2.6 GHz, STREAM 74.2 GB/s, Peak 332.8 GFLOPS)





Roofline Model 2 x SNB (2.6 GHz, STREAM 74.2 GB/s, Peak 332.8 GFLOPS)



VI-HPS

value[nnz]

First Touch w/ parallel OpenMP code

→ All array elements are allocated in the memory of the NUMA node containing



value[nnz/2]





Model not perfect, but you can get an idea of the order of magnitude



Thank you for your attention.

Tim Cramer cramer@rz.rwth-aachen.de, RWTH Aachen University